Full-Chip CMP Simulation System
نویسندگان
چکیده
In this paper, we present a Full-chip CMP simulation system. We discuss three problems in practical use of CMP simulation system: how to handle huge chip data, ECP model accuracy, and how to predict the errors effectively. We propose solutions to the problems as follows: First, we develop a data extraction tool from GDSII. Dummy fill insertion function of this tool can reduce the data size of GDSII considerably by removing dummy fill information. Secondly, we propose a refined ECP model for improving accuracy of simulation. Finally, we propose a new method of simulation to predict the errors in the presence of process parameter variations. The variations should be considered, because some of them vary widely and have bad impact on the final chip surface topography. Experimental results show that our tool can extract information for ECP and CMP simulation from large size GDSII data, which a commercial tool may not be able to read. Some data sets that are too large even for our tool to extract from are reduced in size by reducing dummy fill information. Our tool can extract information from these data sets with dummy filling function. The results also show that the new ECP model we proposed has an error of less than 20nm. Our new simulation method can even find CMP process errors that the old method cannot.
منابع مشابه
Victim retention for reducing cache misses in tiled chip multiprocessors
This paper presents CMP-VR (Chip-Multiprocessor with Victim Retention), an approach to improve cache performance by reducing the number of off-chip memory accesses. The objective of this approach is to retain the chosen victim cache blocks on the chip for the longest possible time. It may be possible that some sets of the CMPs last level cache (LLC) are heavily used, while certain others are no...
متن کاملEvent-driven configuration of a neural network CMP system over an homogeneous interconnect fabric
Configuring a million-core parallel system at boot time is a difficult process when the system has neither specialised hardware support for the configuration process nor a preconfigured default state that puts it in operating condition. The architecture of SpiNNaker, a parallel chip multiprocessor (CMP) system for neural network simulation, is in this class. To function as a universal neural ch...
متن کاملParallel Simulations of Dynamic Earthquake Rupture Along Geometrically Complex Faults on CMP Systems
Chip multiprocessors (CMP) are widely used for high performance computing and are being configured in a hierarchical manner to compose a CMP compute node in a CMP system. Such a CMP system provides a natural programming paradigm for hybrid MPI/OpenMP applications. In this paper, we use OpenMP to parallelize a sequential earthquake simulation code for modeling spontaneous earthquake rupture alon...
متن کاملJoint Exploration of Hardware Prefetching and Bandwidth Partitioning in Chip Multiprocessors
In this paper, we propose an analytical model-based study to investigate how hardware prefetching and memory bandwidth partitioning impact Chip Multi-Processors (CMP) system performance and how they interact. The model includes a composite prefetching metric that can help determine under which conditions prefetching can improve system performance, a bandwidth partitioning model that takes into ...
متن کاملC-AMTE: A location mechanism for flexible cache management in chip multiprocessors
This paper describes Constrained Associative-Mapping-of-Tracking-Entries (C-AMTE), a scalable mechanism to facilitate flexible and efficient distributed cache management in large-scale chip multiprocessors (CMPs). C-AMTE enables fast locating of cache blocks in CMP cache schemes that employ one-to-one or one-to-many associative mappings. C-AMTE stores in percore data structures tracking entries...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2007